An array of 24 field-effect transistors (FETs) is being used to vitch a nominal 4-kV, 1-ps pulse onto a Metglas induction core at ilse rates exceeding 100 kHz. Each transistor receives isolated gate Iwer from a dc/dc converter and analog pulse control via an optical ber. The array is part of a specialized circuit architecture that merates bursts of pulses while providing for core reset between ilses. The circuit will accommodate variations in pulse width, petition frequency (prf), pulse amplitude, burst length and reset terval. The various circuit elements are assembled directly onto the )re structure to yield a compact, low-impedance package.
Introduction eavv-Ion Fusion
Heavy-ion beams are under study as a future drive source for ertial fusion. In September 1990, a report from the Fusion Policy dvisory Committee (WAC) endorsed heavy-ion accelerators as the ost promising driver for inertial fusion energy [l] . Heavy-ion sion has been studied in Europe and Japan using rf accelerators As with all large-scale inertial fusion technologies, driver cost is I important consideration when selecting a research pathway. In a udy coordinated with LBL, researchers at LLNL have examined a ore cost-effective use of induction accelerator technology by ,oposing a circular configuration of accelerator components, known a recirculator [5] . A recirculating accelerator yields a system-wide 1st savings by having the ion bunch gain multiple use from the ;pensive capital investments in cells, modulators, and beam-focusing ements. However, the recirculation method requires the cell odulators to operate at a 50-to 100-kHz prf, due to the short ion ansit time around the circle. In addition, the modulators must wess great prf agility to keep pace with the increasing ion speed and eat agility in pulse width to match the shrinking bunch length.
S E Recirculator
The development of high prf, 100-kV induction cell modulators c a commercial fusion driver is a formidable task. We hope to gain sight into the problem by first building a small-scale recirculator misting of many 5-kV induction cells arranged in a 30-m diameter ng. The proposed small-scale recirculator will accept 10-MeV jtassium ions (K+) from a linear accelerator and continue their xeleration to 60-MeV by redirecting the ion bunch around the ring itil a final energy is attained. The ions gain speed with each rculation, so the cell prf must also keep pace by increasing from 70 I z to 200 kHz over a nominal burst length of 100 pulses. The 10-lev linear accelerator, under development at LBL, is called ILSE nduction Linac Systems Experiment) and is shown in Figure 1 with e proposed recirculator experiment. Table I lists a few of the ILSE jecifications along with the pulse requirements for an induction circulator cell.
Our research is focused on the development of an induction cell id modulator combination that meets the ILSE recirculator quirements in Table 1 . Herein, we present data and modeling sults from our first device and describe our progress toward a more Ivanced machine. Traditional induction accelerator designs separate the functions of cell and modulator into distinct units and interconnect the two by coaxial cables. In a recirculator application, the high cell impedance due to cable interconnections is undesirable because it can lead to a longitudinal instability in the ion beam [6] . The instability issue and the need for pulse format agility led us to merge the functions of cell and modulator into a single low-impedance device. Cost and system efficiency are also important issues that we explored in a tradeoff between initial core costs and magnetic losses. By selecting a well oversized core, we reduced dB/dt and thereby reduced core losses.
We selected the circuit architecture of Figure 2 (a) because it generates voltage pulses for acceleration and reset with a single odoff command. When the switch S 1 is closed, the energy storage capacitor C1 is connected to the Metglas recirculator cell. Once the acceleration pulse has ended, the switch opens and the cell current is automatically diverted from the switch branch to the reset capacitor C2, as shown in Figure 2 (b). The reset capacitor is precharged to a voltage that dictates the rate of cell current decay and resets the core material by returning the flux density back to its original value. Additional core reset is provided by snubber capacitors across the switch (not shown) and current from the external charging system. The charge system replenishes only a small voltage deficit between pulses because CI contains far more energy than the ion beam and core material consume per pulse. The capacitance of C2 is large compared to C1 so that the voltage on C2 increases only slightly from each pulse. Since system efficiency is a key issue, we propose the use of a regulator element that retums the energy recovered by C2 back to C1 [7] .
FETs were selected as the switching element because they have unique properties: fast rise and fall times, low gate-drive power, low on-state impedance, and a capacity for high prf operation. These E T characteristics make series and parallel switch configurations easy to design and very effective in high prf applications [8] . We arranged our FETs into a series-parallel array of independent switching circuits, where each circuit is powered by a dcldc converter and commanded on and off by a fast optical link. Our earliest switching system consisted of only four circuits (two in series by two in parallel) that switched 1 kV onto a 2605s-3A Metglas core [9] . Our latest machine surrounds the same Metglas core with 24 independent switching circuits by stacking six switches in series and connecting four switch stacks in parallel. We call this switching configuration our 6 x 4 machine. 6 x 4 Machine Performance Figure 3 is a simplified network diagram of the 6 x 4 machine showing the four energy storage capacitor banks, four reset circuits, and the four switch branches. The circuit elements in Figure 3 are grouped around the core in four quadrants, as shown in There is no energy recovery system on this machine, so the rest capacitor voltage is controlled by an extemal power supply an regulated by zener diodes. Switch stack voltage and cell voltage a both measured using high-impedance probes, while the switch an reset currents are measured using eight, 50-mQ current-viewin resistors (CVR).
A digitized record of a single switch stack voltage, four switc currents and four reset currents are all shown in Figure 5 he superimposed current data indicate good current sharing between e various switch and reset branches due to precise switch timing and id similar on-state resistances. The measured cell voltage is shown Figure 6 along with the total cell current, which is a computer cmmation of all the switch and reset currents from Figure 5 . The nall voltage spike at the start of the reset interval is due to the reset rcuit inductance.
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-- e should note that variations in pulse width or reset voltage are omatically matched by a shift in the reset interval. Consequently, acceleration and reset pulses have equal volt-second products. yre 8 shows the cell voltage during a five-pulse burst at a 100-kHz . The energy for all five pulses is supplied by a single charge from core-mounted capacitor banks. A safe operating area for the machine is primarily determined by the FET array limitations for breakdown voltage and pulsed current. The array current limit can be reached by an excess of either pulse width or charge voltage. The array breakdown voltage may be exceeded by the sum of the charge voltage, reset voltage, and any pulse overshoot. The maximum prf is operationally limited by restricting the pulse width and reset interval combination to be less than the burst period.
PSpice Modeling
We selected PSpice to assist us with the 6 x 4 machine analysis and to assess the next generation of machine designs. We were especially interested in tracing the flux density behavior in the 6 x 4 machine core to determine if the: reset circuit provided an open or closed flux cycle. The magnetic simulation parameters in PSpice were adjusted to match both small-core test data and an empirical equation that best fit available test data in the literature [lo] . A single-pulse comparison of simulation and measured data is shown in Figure 9 . A multipulse simulation of the core's B-H loop trajectory is shown in Figure 10 . The loop simulation starts at the B-H origin to illustrate that the network provides a stable reset condition after a few pulses. More information is available about our modeling effort from Ollis, er al., in these proceedings [ 111.
Next Generation Machine
Plans for our next induction cell include increases in cell voltage and power-handling capacity with decreases in machine size and cost per kilowatt. The recirculator specifications for voltage and burst duration require our new induction cell to exceed a 5-kV cell voltage and to be powered from a large external capacitor bank. The new machine will also be smaller than the 6 x 4 machine by using one third less core material and surface-mount electronics for the gate drive circuits. We plan to increase the new machine's peak and average power capacities while lowering the system cost per kilowatt by using 32 power converters and optical links to serve 64 gate drive circuits. Similarly, each gate drive circuit commands two power FETs in parallel to yield a total of 128 FETs. The general circuit architecture remains the same as the 6 x 4 machine, but this new device places eight parallel modules around a smaller core with eight series switching elements per module. We call this array configuration our 8 x 8 machine and list its electrical specifications in Table 2 . 
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Summarv and Conclusions
We developed a compact cell and modulator combination that generates 4-kV, 1-ps pulses onto a Metglas induction core at pulse rates exceeding 100 kHz. The solid-state circuit architecture has an ability to power an all-inductive load, freely vary pulse width and prf, and provide for cell reset between pulses. PSpice models have a1 been developed and show a reasonable agreement with measured dai Construction is underway on a new device that will yield higher CI voltages and pulse rates.
We believe our FET-switched device is a good example of smi power management applied to a pulse power problem [12] . In t k context, a "smart" pulse power system can adapt to rapidly changii load conditions because the advanced switching technology c communicate with a computer-based control system. Smart pow management is required for heavy-ion recirculators and we believe also applies to other industrial applications where small si2 reliability, efficiency and low cost are prime issues.
